Metal-Oxide-Semiconductor Field-Effect-Transistors (MOSFETs) have been the workhorse of most modern-day electronics. Although aggressive size scaling of MOSFETs have ushered in an era of ultra-fast miniature electronics, the advantages of scaling are fast disappearing as MOSFETs enter the sub-20 nm regime. In state-of-the-art MOSFETs, direct source to drain tunneling through the channel potential barrier degrades the OFF-state current and causes excessive power dissipation[@b1]. Tunnel FETs (TFETs) have been proposed to be energy-efficient alternatives to the MOSFET that can reduce the supply voltage (*V*~*DD*~) and satisfy the low power requirements in integrated circuits[@b2][@b3]. Although TFETs, in principle, provide a steep OFF to ON transition needed to minimize power dissipation, the ON-currents of TFETs are quite low[@b4][@b5], which deteriorates their operational speed and energy-delay product[@b6]. The current level in TFETs is the result of band to band tunneling (BTBT) of carriers, and hence, highly sensitive to the effective masses (*m*^\*^) and bandgaps (*E*~*g*~) of the channel material. While a small *m*^\*^ and *E*~*g*~ improve the ON-current (*I*~*ON*~) and supply voltage scaling, the same also deteriorate the OFF-current and channel length (*L*~*ch*~) scaling through direct source-to-drain tunneling[@b7]. To meet the simultaneous requirement of the semiconductor industry of both power supply and size scaling, materials need to be carefully chosen with optimized *m*^\*^ and *E*~*g*~. In this work, it is shown that the newly studied few-layer phosphorene[@b8] provides the ideal material properties to obtain high performance in TFETs as well as to simultaneously achieve both *V*~*DD*~ and *L*~*ch*~ scaling.

There are several solutions to the low *I*~*ON*~ challenge of TFETs[@b4]. *I*~*ON*~ depends exponentially on *E*~*g*~, *m*^\*^, and the electric field *F* at tunnel junction (i.e. ). Hence, *I*~*ON*~ can be enhanced either by a) increasing *F* or by b) using a channel material with optimum *E*~*g*~ and *m*^\*^. A number of approaches for increasing the electric field *F* were proposed before such as 1) atomically thin 2D channel materials that provide a tight gate control and small tunneling distance[@b4][@b9][@b10], 2) dielectric engineering with high- and low-k spacers[@b11][@b12], 3) internal polarization in Nitrides[@b13].

In addition to having an atomically thin channel that improves F, few-layer phosphorene also has the optimum *E*~*g*~ and *m*^\*^ required for high performance TFETs. Moreover, the bandgap of phosphorene remains direct as the number of layers increases. In this regard, phosphorene has a great advantage over other 2D materials, such as graphene and transition metal dichalcogenides (TMDs). Graphene lacks a bandgap and even with engineered bandgaps, it remains unsuitable for transistor applications[@b14]. Most monolayer TMDs have a bandgap larger than 1 eV. While the Eg of some multi-layer TMDs may reach below 1 eV, multi-layer TMDs are usually indirect gap materials in which the requirement of momentum change of the carriers by phonons causes very low ON-currents. Among TMDs, only WTe~2~ in 2H phase has a moderate *E*~*g*~ of 0.75 eV, however it suffers from a large *m*^\*^[@b15], and the 2H phase of WTe~2~ has not been experimentally demonstrated yet. Density Functional Theory (DFT) calculations predict that *E*~*g*~ of phosphorene varies from about 1.4 eV in monolayer to 0.3 eV in bulk[@b16]. Also, phosphorene has lighter *m*^\*^ for both electrons and holes of \~0.15 *m*~0~. Hence, phosphorene is expected to provide the highest performance among all the 2D material TFETs considered so far.

In a few-layer phosphorene flake, each layer is a hexagonal honey comb lattice with puckered surface, as shown in [Fig. 1a](#f1){ref-type="fig"}. The electron and hole effective masses *m*^\*^ are highly anisotropic; *m*^\*^ is low in the armchair direction (≈0.15 *m*~0~) and is very high in the zigzag direction (\>1 *m*~0~)[@b16]. Since the tunneling probability decreases exponentially with the transport effective mass[@b17], it is best to have the channel oriented along the armchair direction for high *I*~*ON*~. In such a case, the very large *m*^\*^ in the transverse zigzag direction results in a high density of states near the band edges. This *m*^\*^ anisotropy ultimately leads to a large *I*~*ON*~, as shown later in the paper. The scaling of TFETs to the sub-10 nm regime also require engineering *E*~*g*~ and *m*^\*^ to keep the ON and OFF state performance intact[@b7]. However, to achieve this in most conventional materials such as III-Vs, complicated experimental techniques need to be adopted such as application of strain or forming alloys, which can also introduce disorder in the device. In this regard, the layer dependent *E*~*g*~ and *m*^\*^ in phosphorene already provides an additional knob to optimize the performance for sub-10 nm TFETs, as shown later.

Experimentally, phosphorene flakes as thin as a single layer have been realized recently by means of mechanical exfoliation[@b8]. The experimental *E*~*g*~ of a single layer phosphorene has been measured to be approximately 1.45 eV which is way higher than the bulk *E*~*g*~ of black phosphorus (≈0.3 eV). Measured few-layer phosphorene carrier mobility is very high in the armchair direction, it is ≈256 cm^2^/Vs for few-layers and ≈1000 cm^2^/Vs for bulk[@b8]. In addition, strong anisotropy of *m*^\*^ was verified by angle dependent conductivity[@b8]. Later, Saptarshi *et al*. reported experimental measurements of the thickness dependent transport gap and Schottky barriers of phosphorene[@b18]. However, there are challenges to the development of phosphorene based electronics as well. Few-layer phosphorene is unstable in atmosphere and is prone to humidity and oxygen. Hence, it degrades within several hours when left in air[@b19][@b20]. However, there are many efforts to solve this stability challenge; e.g. Junhong *et al*. stabilized phosphorene for two months by encapsulating it within *Al*~2~*O*~3~[@b21].

In this work, we performed full band atomistic quantum transport simulations of phosphorene TFETs based on the non-equilibrium Green's function simulator NEMO5 with a second nearest neighbor sp^3^d^5^s^\*^ tight-binding (TB) Hamiltonian. The electrostatics of the device is obtained by solving a 3D finite-element Poisson equation self-consistently with the quantum transport equations described in the Methods section. The simulated phosphorene TFET assumes a double gated structure as shown in [Fig. 1a](#f1){ref-type="fig"}. The channel length is 15 nm and the transport direction is oriented along the armchair direction. The source and drain doping levels are set to 10^20^ cm^−3^ in a p-i-n configuration, effective oxide thickness (EOT) is 0.5 nm, and the drain bias *V*~*ds*~ equals 0.5 V unless mentioned otherwise. The device specifications are compatible with the international technology road-map for semiconductors (ITRS)[@b22].

[Figure 1b,c](#f1){ref-type="fig"} compare the current-voltage (*I*~*ds*~ − *V*~*gs*~) and capacitance-voltage (*C*~*g*~ − *V*~*gs*~) characteristics respectively of bilayer-phosphorene (2L-phosphorene) with those of WTe~2~ and WSe~2~ (which have been identified as the best TMD material candidates for TFETs[@b15]) for a supply voltage *V*~*DD*~ of 0.5 V. 2L-phosphorene provides an inverse sub-threshold slope (SS) much lower than the other two TMDs (well below the Boltzmann limit of 60 mV/dec at room temperature), and provides an *I*~*ON*~ of nearly 1 mA/um (about 7.5 times higher than WTe~2~ in 2H phase). The ON-state capacitance of 2L-phosphorene is also about 5 times lower than that of WTe~2~. The large *I*~*ON*~ and small *V*~*DD*~ and *C*~*g*~ translate into a very small switching energy and switching delay for the 2L-phosphorene. The most important metric of performance for low power transistors is the product of the switching energy and the delay (energy-delay product or EDP)[@b6]. The lower the EDP, the more energy-efficient and faster the device is. 2L-phosphorene has 176 times lower intrinsic EDP compared to the best TMD TFET (WTe~2~). The origins of these improvements are discussed next.

[Figure 2a,b](#f2){ref-type="fig"} show *E*~*g*~ and *m*^\*^ in the armchair direction () as a function of the number of phosphorene layers extracted from phosphorene bandstructures computed with the atomistic tight-binding model of this work. In ref. [@b7], optimum *E*~*g*~ and *m*^\*^ values needed to maximize *I*~*ON*~/*I*~*OFF*~ in TFETs were presented for various supply voltages and channel lengths *L*~*ch*~. It was suggested that for *L*~*ch*~ = 15 nm and *V*~*DD*~ = 0.5 V, *E*~*g*~ and *m*^\*^ need to be roughly about 0.7 V and 0.15 *m*~0~ respectively. It is seen in [Fig. 2b](#f2){ref-type="fig"} that the electron and hole *m*^\*^ are roughly about 0.15 *m*~0~ and do not vary much with the number of layers. While the *E*~*g*~ in [Fig. 2a](#f2){ref-type="fig"} is seen to be strongly dependent on the number of layers, apart from the 1.4 eV value for monolayer phosphorene, *E*~*g*~ is mostly in the range of 0.7 to 0.4 eV, with the optimum value of 0.7 eV reached for 2L-phosphorene. It is to be noted that there is still some experimental discrepancy about the actual values of *E*~*g*~ in phosphorene with transport measurements yielding smaller bandgaps than optical measurements (as also seen in TMDs). DFT and TB calculations used in this work yield bandgaps closer to the transport measurements. Moreover, the bandgap of phosphorene varies about 1 eV from bulk to monolayer which provides a knob to tune *E*~*g*~ to its optimum value by the right choice of channel thickness.

The bandgap alone does not explain why the phosphorene TFET significantly outperforms WTe~2~ TFET since 2L-phosphorene has a similar *E*~*g*~ as 1L-WTe~2~. The difference actually originates from 2L-phosphorene having a light transport *m*^\*^ in the armchair direction () and a heavy transverse *m*^\*^ in the zigzag direction (). This is conveniently illustrated in the complex bandstructure in [Fig. 2c](#f2){ref-type="fig"}, which shows the energy-momentum dispersion of the carriers in the forbidden bandgap connecting the conduction and valence band states. The complex part of the bandstructure corresponds to the evanescent wavefunctions *e*^−*κz*^ in the bandgap with imaginary momentum *iκ*, and the area enclosed by the imaginary band and the energy axis corresponds to the band to band tunneling (BTBT) decay rate[@b23]. The smaller the area, the larger is the transmission probability. [Figure 2c](#f2){ref-type="fig"} compares the complex band structure of 2L-phosphorene with 1L-WTe~2~. The complex bands are plotted at transverse wave-vector *K*~*y*~ = 0 and 0.1*π*/*b* for both materials. 2L-phosphorene not only has a smaller BTBT decay rate at *K*~*y*~ = 0 (due to small transport *m*^\*^), but also at a non-zero *K*~*y*~. This is due to a large transverse *m*^\*^ () which prevents the decay rate from increasing significantly with *K*~*y*~. In other words, phosphorene has a high density of states of carriers with optimum transport *m*^\*^ and *E*~*g*~(*K*~*y*~).

Next, the performance of the phosphorene TFET and its scalability in *V*~*DD*~ and *L*~*ch*~ are evaluated as a function of the number of layers. [Figure 3a](#f3){ref-type="fig"} shows the transfer characteristics of mono- (1L), bi- (2L), and tri-layer (3L) phosphorene TFETs with *L*~*ch*~ of 15 nm. The 2L-phosphorene provides the highest ON/OFF current ratio. Notice that although 3L phosphorene provides higher *I*~*ON*~, it has a higher *I*~*OFF*~ compared to the 2L case. [Figure 3b--d](#f3){ref-type="fig"} show the transfer characteristics of scaled few-layer phosphorene at different technology nodes. Constant electric field *E* scaling (i.e. ) of 30 V/nm is considered here. Doping level of source and drain is assumed to be symmetric unless mentioned otherwise. In almost all of the three cases, the phosphorene TFET seems to scale very well from 15 nm to 9 nm channel lengths. Although for very short *L*~*ch*~ such as 6 nm, *I*~*OFF*~ degrades significantly, asymmetric doping can be used to suppress the p-branch of the TFET and reduce *I*~*OFF*~. For the *L*~*ch*~ = 6 nm case, reducing the drain doping (*N*~*d*~) increases the drain to channel tunneling distance[@b24] and helps to block *I*~*OFF*~. However, there is a lower limit to *N*~*d*~. Reducing *N*~*d*~ reduces the carrier density (through *E*~*c*~ − *E*~*F*~) and the tunneling window. For the *L*~*ch*~ = 6 nm case, the optimum *N*~*d*~ is found to be 10^19^ cm^−3^ in 1L, and 5 × 10^18^ cm^−3^ in 2L and 3L as shown in [Fig. 3b--d](#f3){ref-type="fig"}). 1L case shows the highest ON/OFF current ratio in the 6 nm case.

The total gate capacitances (*C*~*g*~) of 1L- to 3L-phosphorene TFETs are shown in [Fig. 4](#f4){ref-type="fig"} for the same constant electric field scaling discussed before. As expected, the gate capacitances also scale quite well up to *L*~*ch*~ = 9 nm. 2L-phosphorene offers the lowest capacitances. Although the capacitances for the *L*~*ch*~ = 6 nm case are slightly larger than the 9 nm case, asymmetric doping can decrease the capacitance for 2L and 3L, as shown [Fig. 4](#f4){ref-type="fig"}. The gate capacitances predicted here for phosphorene are much less (\<10%) than those reported for TMDs[@b15]. The lower *C*~*g*~ in phosphorene originates from its optimum *E*~*g*~ and *m*^\*^. The *I*~*ds*~ − *V*~*gs*~ and *C*~*g*~ − *V*~*gs*~ are shifted in voltage axis such that the current at zero gate voltage *I*~*OFF*~ is set to 1 nA/um as required by ITRS[@b22]. TMDs have lower *I*~60~ currents (the current value where SS becomes 60 mV/dec[@b25]) which is a result of their higher *E*~*g*~ and *m*^\*^. This makes 0 gate voltage to be closer to threshold voltage if compared with phosphorene. Accordingly, TMDs operate closer to ON-state which results in a higher amount of charge in channel and a higher *C*~*g*~. In summary, the benefits of optimum *E*~*g*~, small transport *m*^\*^, and large transverse *m*^\*^ in phosphorene are two-fold: 1) higher *I*~*ON*~, and 2) lower capacitance.

The outstanding *I*~*ds*~ − *V*~*gs*~ and *C*~*g*~ − *V*~*gs*~ characteristics of few-layer phosphorene translate into impressive intrinsic energy-delay products (EDP), which is used ultimately to compare ultra-fast energy-efficient transistors. [Figure 5a](#f5){ref-type="fig"} shows the computed intrinsic energy and delay of phosphorene TFETs. In the energy-delay figure, the bottom left corner with the lowest EDP is preferred. It is woth mentioning that WTe~2~ has been benchmarked as the best TMD TFET[@b12][@b15]. Nevertheless, as seen in [Fig. 5](#f5){ref-type="fig"}, the EDPs of phosphorene TFETs are much smaller than the best TMD TFET. Intrinsic EDP of 2L-phosphorene with *L*~*ch*~ of 15 nm is two orders of magnitude smaller than the EDP of the WTe~2~ TFET. Not only does phosphorene provide record *I*~*ON*~ and *C*~*g*~ but also a record energy delay product among 2D materials. The optimized asymmetric doping also improves the intrinsic EDP of TFETs specially for sub-9 nm channel lengths. Although intrinsic EDP is an important measure of the transistor's potential, intrinsic EDP alone does not indicate how good the device is in a real circuit with interconnects and parasitic capacitances. For this reason, ED calculations of a 32-bit adder circuit based on these TFETs have been performed and shown in [Fig. 5b](#f5){ref-type="fig"}. The 32-bit adder simulation has been performed using the software BCB 3.0[@b26]. The scaling of circuit parameters as a function of gate length follows the ITRS roadmap[@b22]. As seen in the [Fig. 5b](#f5){ref-type="fig"}, phosphorene 32-bit adder EDP is better than CMOS and WTe~2~ and improves further with scaling. These improvements are not as significant as the ones promised by the intrinsic EDP due to the presence of interconnects and parasitic capacitances. This calls for better circuit designs for lowering parasitic capacitances to fully realize the potential of phosphorene TFETs especially in the sub-10 nm regime. Moreover, phosphorene TFET surpasses CMOS in other metrics such as static power consumption and ON/OFF ratio[@b22][@b27]. For example, 15 nm high performance CMOS has 100 times more OFF current and 50 times less ON/OFF current ratio than the corresponding phosphorene TFET. Also, the low operating power 15 nm CMOS has 5 times more OFF current and 6350 times less ON/OFF current ration than the phosphorene TFET.

In conclusion, few-layer phosphorene has a unique set of properties which makes it an excellent candidate for future ultra-scaled low power electronics: 1) atomistically thin body thickness, 2) tune-able *E*~*g*~ and *m*^\*^ with number of layers within the optimum range for TFET applications, 3) anisotropic *m*^\*^, and 4) direct band gap even in multi-layer. These features make phosphorene an exceptional candidate among 2D materials for TFET applications. The *I*~*ds*~ − *V*~*gs*~ and *C*~*g*~ − *V*~*gs*~ characteristics of few-layer phosphorene exhibit significant improvements in energy-delay product compared to other 2D TFETs (e.g. TMD TFETs) and CMOS. Bilayer phosphorene shows optimum performance and is recommended for adoption as the future material of 2D-TFETs.

Methods
=======

In the quantum transport simulations performed in this work, the phosphorene Hamiltonian employs a 10 band sp^3^d^5^s^\*^ 2nd nearest neighbor tight binding model (TB). The TB parameters have been optimized to reproduce the band structures obtained from density functional theory (DFT) using HSE06. A general TB parameter set was obtained that captured the bandstructure of monolayer to bulk phosphorene. This DFT to TB mapping is a standard technique in semi-empirical TB[@b28]. The Hamiltonian is represented with TB instead of DFT, since DFT is computationally expensive and is size limited. Our TB model agrees well with previous calculations of *m*^\*^ and *E*~*g*~ of few-layer phosphorene obtained from DFT with Becke Johnson functional (DFT-mBJ)[@b16].

For transport simulations, a self- consistent Poisson-quantum transmitting boundary method (QTBM) has been used with the TB Hamiltonian. QTBM is equivalent to the non equilibrium Green's function (NEGF) approach in the ballistic case, but it entails the solution of a linear system of equations instead of obtaining the Green's function by matrix inversion which is more computationally inefficient[@b29]. In QTBM, the Schroedinger equation with open boundary conditions is given as,

where *E, I, H*, and Σ are the carrier energy, identity matrix, device Hamiltonian, and self-energy due to open boundaries and Ψ and S are the wave function and a carrier injection term respectively from either source (S) or drain (D). 3D Poisson equation is solved using the finite-element method. It should be noted that the dielectric tensor *ε* of few-layer phosphorene is anisotropic and has been obtained from DFT calculations[@b30]. The Poisson equation reads as follows :

where *V* and *ρ* are the electrostatic potential and total charge, respectively. In this paper, the transport simulations have been performed with the Nanoelectronics Modeling tool NEMO5[@b31][@b32].
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![(**a**) The device structure of a monolayer phosphorene TFET. The channel is oriented along the armchair direction. (**b**) The transfer characteristics (*I*~*ds*~ − *V*~*gs*~) and (**c**) the gate capacitance voltage (*C*~*g*~ − *V*~*gs*~) characteristics of bilayer-phosphornene (2L-phosphorene), monolayer WSe~2~ and monolayer WTe~2~ TFETs for *L*~*ch*~ of 15 nm and *V*~*ds*~ of 0.5 V. Phosphorene TFET has 7.5 times higher *I*~*ON*~, 4.9 times lower capacitance and 176 times lower intrinsic energy-delay product than WTe~2~.](srep28515-f1){#f1}

![(**a**) The bandgap *E*~*g*~ and (**b**) effective masses along armchair direction as function of the number of layers N. Bandgaps measured in transport experiments[@b18] differ from those of optical measurements[@b8][@b33], and both are shown as reference. The DFT guided TB bandgaps follow the transport measurements more closely for multi-layer phosphorene. (**c**) The complex band structure of 2L-phosphorene and monolayer WTe~2~. The complex bands are plotted at transverse wave-vector *K*~*y*~ = 0 and 0.1*π*/*b* for both materials. The area enclosed by the imaginary wave-vector and the vertical axis (i.e. the shaded area) determines the BTBT decay rate. Bilayer phosphorene not only has smaller BTBT decay rate at *K*~*y*~ = 0 due to small transport mass, but also at non-zero *K*~*y*~ due to large transverse *m*^\*^.](srep28515-f2){#f2}

![(**a**) The transfer characteristics of the mono- (1L), bi- (2L), and tri-layer(3L) phosphorene TFETs for 15 nm channel length *L*~*ch*~. Transfer characteristics of constant electric field *E* scaling (i.e.  30 V/nm) for (**b**) 1L, (**c**) 2L, and (**d**) 3L phosphorene. For the *L*~*ch*~ = 6 nm case, the *I*~*ds*~ − *V*~*gs*~ can be optimized through asymmetric doping.](srep28515-f3){#f3}

![Gate capacitance-voltage characteristics of (a) 1L-, (b) 2L- and (c) 3L-phosphorene.\
Scaling down *V*~*DD*~ and *L*~*ch*~ reduces the capacitance and improves the transient response. The capacitances of 2L-phosphorene and 3L-phosphorene are lower than half the 1L-phosphorene.](srep28515-f4){#f4}

![The energy delay (ED) of 2L-phosphorene at different scaling nodes calculated for (a) intrinsic device and (b) 32-bit adder circuit.\
Phosphorene provides lower energy delay product (EDP) than WTe~2~ and CMOS. Although, scaling down significantly improves the intrinsic EDP, the improvement in the adder EDP is less due to the dominance of parasitics in smaller dimensions. For the 6 nm node, optimized 2L-phosphorene with asymmetric doping provides the lowest possible intrinsic EDP, such improvements are not felt in the adder EDP due to the dominance of parasitics.](srep28515-f5){#f5}

[^1]: These authors contributed equally to this work.
